Cart

No products

Shipping $0.00
Total $0.00

Cart Check out

IEC 63011-1:2018

IEC 63011-1:2018

IEC 63011-1:2018 Integrated circuits - Three dimensional integrated circuits - Part 1: Terminology

More details

Download

PDF AVAILABLE FORMATS IMMEDIATE DOWNLOAD
$28.40

$71.00

(price reduced by 60 %)

IECĀ 63011-1:2018 provides definitions pertaining to multichip integrated circuits, as vertically stacked dies using through-silicon vias (TSVs) or micro bumps. Terms and definitions related to the fabrication and test of the multichip integrated circuits are also provided.

Contact us